

STABILIZED POWER SUPPLY UNIT HAVING A CURRENT LIMITING FUNCTION

FIELD OF THE INVENTION

The invention relates to a stabilized power supply unit having a current limiting function for maintaining at a constant level the output voltage supplied to a load if the output current to the load has changed, and restricting excessive output current to the load.

BACKGROUND OF THE INVENTION

A stabilized power supply unit having a current limiting function is widely used in a series regulator serving as a convenient power supply unit and a constant voltage charging apparatus for charging a battery.

Fig. 5 shows a circuit structure of a series regulator having a conventional current limiting function.

The series regulator shown in Fig. 5 is composed of a voltage control circuit 10, an output circuit 20, and a current limiting circuit 30, integrated on an IC chip.

The voltage control circuit 10 is provided with a differential amplifier Amp and voltage dividing resistors R11 and R12. The differential amplifier Amp is provided at one input terminal thereof (inverting input) with a reference voltage Vref for setting an output voltage, and at another input terminal thereof (non-inverting input) with an output feedback voltage Vfb obtained by dividing the output voltage by the voltage dividing resistors R11 and R12. The difference between the two inputs is amplified by the differential amplifier Amp, and outputted from the voltage control circuit 10

as a control voltage V_c . The differential amplifier Amp is supplied with a constant current from a constant current source 11.

The output circuit 20 has an output transistor Q21 consisting of a p-type MOS transistor (hereinafter referred to as p-type transistor) connected between a power source potential V_{dd} and the output terminal P_o of the power supply unit. The control voltage V_c is applied to the gate of the output transistor Q21. Connected to the output terminal P_o is a load L_o and a condenser C_o for stabilizing the output to the load.

The current limiting circuit 30 includes a p-type current detection transistor Q31 and a detection resistor R31 connected in series in the order mentioned between the power source potential V_{dd} and the ground. The current limiting circuit 30 is also provided with an n-type MOS transistor (hereinafter referred to as n-type transistor) Q32 having a gate impressed with the voltage drop across the resistor R31. Constant voltage control function of the voltage control circuit 10 is regulated by the operating condition of the n-type transistor Q32.

The detection transistor Q31 is formed together with the output transistor Q21 on the same IC chip with a predetermined ratio in size less than 1 as compared with the output transistor Q21. The gate of the n-type transistor Q31 is impressed with the same control voltage V_c as the gate voltage of the output transistor Q21. As a consequence, a detection current $I_{o'}$ which is practically proportional (e.g. 1/100) to the output current I_o flowing through the output transistor Q21 flows through the n-type transistor Q31. The voltage drop across the detection resistor R31 by the detection current $I_{o'}$ determines the operating condition of the n-type transistor Q32. The threshold voltage of the n-type transistor Q32 is set to

the voltage that corresponds to the output current (i.e. load current) I_o being a preset over-current protection level I_{s0} . The threshold voltage is determined by the ratio of the output current I_o and the detection current $I_{o'}$, the resistance of the detection resistor R_{31} , and properties of the n-type transistor Q32.

Operation of the conventional series regulator will be described with reference to Fig. 6, which shows a characteristic relationship between the output voltage V_o and output current I_o of the regulator. Under normal operating condition in which the output current I_o is below the limit of over-current, the voltage control circuit 10 outputs a control voltage V_c so as to equalize the output feedback voltage V_{fb} with the reference voltage V_{ref} . This control voltage V_c is applied to the gate of the output transistor Q21 of the output circuit 20 to bring the output voltage V_o to a predetermined set voltage V_s . In this way, the constant voltage control of the regulator can be maintained stable at all times regardless of the magnitude of output current I_o , unless the output current I_o reaches the preset over-current protection level I_{s0} .

Under such stable condition, the voltage drop by the detection resistor R_{31} due to the detection current $I_{o'}$ does not reach the threshold voltage of the n-type transistor Q32. Hence, nothing affects the constant voltage control function of the regulator.

However, as the output current I_o reaches the preset over-current protection level I_{s0} , the voltage drop across the detection resistor R_{31} reaches the operating threshold voltage of the n-type transistor Q32. Thus, the n-type transistor Q32 enabled as the output current I_o exceeds the preset over-current protection level I_{s0} . In the voltage control circuit 10, current

limiting operation is prioritized, so that the output voltage falls quickly, almost vertically. In this sense, this over-current protection function is a drop-type characteristic. The current level I_{s1} at which the output voltage fully drops down to V_o is slightly higher than the preset over-current protection level I_{s0} , in accordance with the gain (control gain) of the current limiting regulator. The region above the level I_{s0} is an over-current region.

In this way, under normal condition the output voltage V_o is controlled to be at a preset voltage V_s . However, if the output current exceeds a predetermined level (over-current protection level I_{s0}), the output current I_o is automatically limited.

Hence, the output transistor Q21 must have a capability to continuously provide the maximum current I_{s1} in the over-current region α , exceeding the preset over-current protection level I_{s0} . Therefore, a series regulator preferably has as small over-current region α as possible, which is ideally zero from the point of design of series regulator.

However, in general there is provided a stabilizing condenser C_o at the output end of the series regulator. Then, if the over-current region α is too small, inrush current to the condenser C_o will cause an oscillation at the time of startup. In other words, output transistor Q21 is perfectly conductive at the time of startup since the voltage across the condenser C_o , and hence the output voltage V_o , is then zero and this causes (or tends to cause) a large inrush current to flow into the condenser. As the inrush current is detected, the current limiting circuit 30 is caused to turn off the output transistor Q21. At this stage, the output transistor Q21 is again perfectly conductive, since the output voltage V_o is still substantially zero. This permits a large inrush current to flow, thereby causing the current

limiting circuit 30 to operate again. In this manner, the control of the series regulator is lost, creating an oscillation in the circuit, which hinders a smooth rise of output voltage V_o . In addition, this oscillation can disadvantageously give adverse influence (e.g. vibrations) on other components of the series regulator, and can be a source of noises to peripheral devices.

Alternatively, the current limiting circuit 30 can be of a slow-response type having a sufficient margin for oscillation. In this case, although oscillations are avoided, inrush current during a startup cannot be avoided. Therefore, it presents another problem that the condenser C_0 and the output transistor Q_{21} will be deteriorated by the inrush current.

SUMMARY OF THE INVENTION

It is, therefore, an object of the invention to provide a stabilized power supply unit having a current limiting function that is capable of: furnishing a steep drop-type over-current protection characteristic to minimize the over-current region of; preventing oscillations during a startup of the power supply unit; and limiting inrush current within a predetermined range during the startup.

In accordance with one aspect of the invention, there is provided a stabilized power supply unit, comprising:

a voltage control circuit for outputting a voltage control signal in accord with the difference between a reference voltage and an output feedback voltage associated with the output voltage of the power supply unit;

an output circuit for outputting the output voltage under the control of the voltage control signal; and

a current limiting circuit for generating a current limiting signal when the output current of the output circuit exceeds a predetermined level, wherein

the current limiting circuit includes:

a first slow-response type current limiting circuit for generating a first current limiting signal; and
a second quick-response type current limiting circuit, having a lower gain than the first current limiting circuit, for generating a second current limiting signal,

the current limiting signal, consisting of the first and second current limiting signals, controls the voltage control signal so as to limit the output current approximately to a predetermined level.

In accordance with another aspect of the invention, there is provided a stabilized power supply unit, comprising:

a voltage control circuit for outputting a voltage control signal in accord with the difference between an output feedback voltage associated with the output voltage of the power supply unit and a reference voltage;

an output circuit for outputting the output voltage under the control of the voltage control signal; and

a current limiting circuit for generating a current limiting signal when the output current of the output circuit exceeds a predetermined level, wherein

the current limiting circuit includes:

an output current detection circuit for detecting the output current and generating an output current detection signal upon detection of the output current;

a first slow-response type signal generation circuit for generating a first current limiting signal;

a second quick-response type signal generation circuit, having a lower gain than that of said first current limiting circuit, for generating a second current limiting signal; and

a selection circuit for selecting, upon receipt of a switching signal, either one of the first and second signal generation circuits to be supplied with the output current detection signal, the selection circuit adapted to select the second signal generation circuit during a predetermined period after a startup of the power supply unit, and otherwise to select the first signal generation circuit; and wherein

the first and second current limiting signals constitute a current limiting signal to control the voltage control signal so as to limit said output current approximately to a predetermined level.

The output circuit of the invention has an output transistor arranged between a power source and the output terminal of the output circuit, the output transistor adapted to be controlled by a voltage control signal, thereby providing a constant output voltage. The current limiting circuit has a current detection transistor of the same type and the same conduction-type as the output transistor, and is configured to obtain a detection current having a level proportional to the output current by controlling the current detection transistor by a voltage control signal.

In accordance with the invention, the first high-gain, slow-response type current limiting circuit is enabled to acquire a steep drop-type over-current protection characteristic to minimize the over-current region of the power supply unit, should the load current has increased to a predetermined

level under normal operating condition, thereby reducing the over-current tolerance of the output transistor substantially to the predetermined limiting level. On the other hand, when an inrush current flows into a condenser connected to the output of the power supply unit, the second low-gain quick-response type current limiting circuit is enabled, preventing oscillations during a startup and limiting the inrush current within a prescribed range.

In the first and second current limiting circuits, current detecting elements (e.g. resistors) are not included, since output current is detected by a current detection transistor controlled by a voltage control signal. Hence, the output circuit will not suffer an increased voltage drop or power loss at all, even when two current limiting circuits are included.

A high-gain, low-response first current limiting signal and a low-gain, quick-response second current limiting signal can be generated in a simple manner using only resistors and condenser, or resistors only.

BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 shows a circuit arrangement of a series regulator in accordance with a first embodiment of the invention.

Fig. 2 is a graph showing output voltage - output current characteristic of the series regulator shown in Fig. 1.

Fig. 3 is a graph showing time rate of change in output voltage and in output current during a startup of the series regulator of this invention.

Fig. 4 shows a circuit arrangement of a series regulator in accordance with a second embodiment of the invention.

Fig. 5 shows a conventional series regulator having a current limiting function.

Fig. 6 is a graph showing an output voltage - output current characteristic of a conventional series regulator.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

The invention will now be described in detail by way of examples with reference to accompanying drawings. Fig. 1 shows a circuit arrangement of a series regulator in accordance with a first embodiment of the invention. Fig. 2 shows the output voltage V_o versus output current I_o characteristic of the series regulator. Fig. 3 shows a time rate of change in output voltage V_o as a function of output current I_o during a startup of the series regulator.

Series regulator shown in Fig. 1 is composed of a voltage control circuit 10, an output circuit 20, and a current limiting circuit 30A, all formed on an IC chip.

The voltage control circuit 10 is provided with a differential amplifier Amp and voltage dividing resistors R11 and R12. One input (non-inverting input) of the differential amplifier Amp is supplied with a reference voltage V_{ref} for setting up an output voltage, while the other input (inverting input) is supplied with an output feedback voltage V_{fb} generated by dividing the output voltage by the voltage dividing resistors R11 and R12. The difference between the two inputs is amplified by the differential amplifier Amp. The amplified output V_e of the differential amplifier Amp is applied to the gate of an n-type transistor Q11 which is connected in series to a resistor R13 as shown. Output from the drain of the n-type transistor Q11 is a voltage control signal (hereinafter referred to as control voltage) V_c , which results from the inversion of the amplified output V_e . The amplified

output V_e is controlled by the current limiting signal issued from the current limiting circuit 30A. A current source 11 supplies a constant current to the voltage control circuit 10.

The output circuit 20 is provided with an output transistor Q21 in the form of a p-type transistor connected between a power supply potential V_{dd} and an output terminal P_o . The control voltage V_c is applied to the gate of output transistor Q21. Connected to the output terminal P_o are a load L_o and a condenser C_o for stabilizing the output.

The current limiting circuit 30A is composed of a first current limiting circuit 40 and a second current limiting circuit 50 for respectively generating a first and the second current limiting signals.

The first current limiting circuit 40 includes a p-type current detecting transistor Q41 and a detection resistor R41, connected in series in the order mentioned, between the power supply potential V_{dd} and the ground. The detection resistor R41 is connected in parallel with a series circuitry of a resistor R42 and a condenser C41 to output a first current detection signal from the node of the resistor R42 and condenser C41. These resistors R41 and R42 and the condenser C41 together constitute means for forming a current detection signal.

A detection transistor Q41 is similar to a conventional detection transistor Q31 as shown in Fig. 5. As a consequence, a detection current I_o' proportional to the output current I_o flowing through the output transistor Q21 flows through a low-pass filter composed of the resistors R41 and R42 and the condenser C41. Hence, the first current detection signal lags behind (the change of) detection current I_o' .

An n-type transistor Q42 is connected between the output terminal of the differential amplifier Amp and the ground for generating the first current limiting signal. The first current detection signal is applied to a point between the gate and the source of the transistor Q42. The first current limiting signal is outputted from the n-type transistor Q42 in accordance with the operating status thereof. Hence, the first current limiting circuit 40 has a high gain and a slow response.

The second current limiting circuit 50 includes a p-type current detection transistor (referred to as detection transistor) Q51 and a detection resistor R51 constituting means for generating a current detection signal, connected in series in the order mentioned and connected between the power supply potential Vdd and the ground.

The detection transistor Q51 has the same structure as the detection transistor Q41. Hence, a detection current Io' proportional to the output current Io flows through the resistor R51. Therefore, the second current detection signal responds to the detection current Io' immediately, with no delay. It is noted that the magnitudes of the detection currents Io' that flows through the respective detection transistors Q41 and Q51 need not be the same.

An n-type transistor Q52 for generating the second current limiting signal and a resistor R52 are connected in the series between the output terminal of differential amplifier Amp and the ground. The second current detection signal is applied to a point between the gate of n-type transistor Q52 and resistor R52 (i.e. a point between the gate and the ground). The second current limiting signal in accord with the operational status of the n-type transistor Q52 is outputted therefrom. In this way, the second current

detection signal is impressed across a point between the gate and the sources of the n-type transistor Q52 and the resistor R52, so that the second current limiting circuit 50 has a low gain and a quick response, in contrast to the first current limiting circuit 40.

An overall current limiting signal is formed of the first current limiting signal and the second current limiting signal coupled together. The amplified output V_e of the differential amplifier Amp is adjusted by the overall current limiting signal.

Operation of the series regulator shown in Fig. 1 will now be described with reference to Fig. 2 showing the output voltage V_o versus output current I_o characteristic and Fig. 3 showing the time rate of change in the output voltage V_o and in the output current I_o during a startup.

Under normal operating condition, the output current I_o remains below the over-current level, and then the voltage control circuit 10 operates in the same way as the conventional one shown in Fig. 5. Therefore, a stable operating condition of the circuit continues, maintaining constant voltage operation, irrespective of the magnitude of the output current I_o , until the output current I_o reaches an over-current protection level I_{s0} .

Under this condition, too, detection current I_o' flows in detection transistor Q41 of the first current limiting circuit 40 and the detection transistor Q51 of the second current limiting circuit 50. However, the voltage drops across the respective detection resistors R41 and R51 will not affect the constant voltage control, since the voltage drops have not reached the threshold voltage of the n-type transistors Q42 and Q52.

If, however, as the load increases under normal operating condition, the output current I_o can reach the over-current protection level I_{s0} , and the

voltage drop by the detection resistor R41 of the first current limiting circuit 40 may become the threshold voltage of the n-type transistor Q42. In this case, the output current I_o will not increase significantly that the voltage across the condenser C41 increases with the voltage drop across the detection resistor R41. Thus, as the output current I_o exceeds the over-current protection level I_{s0} , the n-type transistor Q42 is enabled to generate the first current limiting signal.

By enabling the n-type transistor Q42, the amplified output V_e of the differential amplifier Amp is lowered, which in turn causes the control voltage V_c to increase. As a consequence, the output transistor Q21 operates with a limited conductivity, resulting in a drop of the output voltage V_o . Thus, the output current I_o is limited.

The second current limiting circuit 50 has a faster response than the first current limiting circuit 40, but has a small gain. Therefore, under this condition, when the output current I_o increases only slowly, the operation of the second current limiting circuit 50 is masked by the behavior of the first current limiting circuit 40, so that the second current limiting signal will not be generated.

In this way, in the voltage control circuit 10, the current limiting action is performed by the first current limiting circuit 40 at high-gain, and output voltage V_o falls quite steeply, almost vertically. In this case, the current I_{s1} that brings the output voltage V_o to zero is larger only slightly than the over-current protection level I_{s0} , since the current limiting gain (control gain) of the circuit 40 is high. Since the over-current region α can be set small, the output transistor Q21 suffices to have a capability of

continuously providing a current as much as the substantial over-current protection current I_{s0} .

Next, operation of the regulator encountering an inrush current to the condenser C_0 during a startup will now be described.

At the beginning of a start up, the voltage impressed across the condenser C_0 is zero, so that the output voltage V_o is also substantially zero. As the regulator becomes operative and an inrush current flows into the condenser C_0 , currents I_o' flows through the transistor $Q41$ of first current limiting circuit 40 and the transistor $Q51$ of the second current limiting circuit 50, the current I_o' being proportional to the magnitude of the inrush current.

Although the first current limiting circuit 40 has a high gain, it cannot respond to the inrush current, since the circuit is of a slow-response type.

On the other hand, the second current limiting circuit 50 is of a quick response type, though it has a low gain. As a consequence, when the output current I_o' proportional to the inrush current exceeds a preset level I_{s2} (which is set a little (by the amount of β) above the over-current protection level I_{s0}), the n-type transistor $Q52$ is promptly enabled to generate a second current limiting signal.

The n-type transistor $Q52$ lowers the amplified output V_e of the differential amplifier Amp which in turn causes the control voltage V_c to be increased accordingly. Thus, the conductivity of the output transistor $Q21$ becomes limited, the output voltage V_o is lowered, and the output current I_o limited.

As shown in Fig. 3, at the startup time t_1 , the output current I_o will be limited to a lower current level I_{s2} than the current level I_x (shown by a dotted line in the figure) that would be reached by the output current if the current were not limited. Subsequently, as the condenser C_o is charged, the output voltage V_o slowly rises to the preset voltage V_s and the output current I_o gradually decreases to the required level of the load current.

Because the second current limiting circuit 50 is configured to be a low-gain, quick-response type circuit, output current I_o is limited as it exceeds the preset current level I_{s2} , slightly above I_{s0} and I_{s1} . Therefore, the generation of the oscillation caused by this current limiting can be avoided.

It will be understood that in the embodiment shown in Fig. 1, should short-circuiting occur on the side of a load during a normal operation of the series regulator, a first current limiting action would be taken immediately by the second current limiting circuit 50 to limit the output current to I_{s2} , and then a secondly current limiting action a little later by the first current limiting circuit 40 to limit the current to I_{s1} . Thus, the circuit will be well protected against short-circuiting.

Fig. 4 shows a current limiting circuit 30B in accordance with another embodiment of the invention. The voltage control circuit 10 and the output circuit 20 shown in Fig. 4 are the same as the corresponding circuits of Fig. 1.

As seen in Fig. 4, a current limiting circuit 30B only differs from the current limiting circuit 30A of Fig. 1 in that a selector Sel is provided in Fig. 4 in place of the current detection transistor Q51 of Fig. 1.

The selector Sel is adapted to selectively apply the voltage drop created by the detection resistor R41 to the first high-gain, slow-response type current limiting circuit or the second low-gain, quick-response type current limiting circuit.

The selection, or switching, of the two current limiting circuits is carried out such that the second current limiting circuit is selected during a startup, and the first current limiting circuit is selected under a normal operating condition. Now that a startup signal is externally supplied to the stabilized power supply unit at the time of its startup, this selection can be accomplished by utilizing the startup signal as a switching signal CS. For example, the second low-gain, quick-response type current limiting circuit may be selected by the selection signal CS for a given period of time after the startup.

It will be understood that this switching provides the same current limiting capability as the first embodiment shown in Fig. 1.

It is noted that, in limiting the output current I_o , the same current limiting function may be obtained by regulating either the reference voltage V_{ref} or the output feedback voltage V_{fb} using the current limiting signal of the current limiting circuit 30A or the current limiting circuit 30B, instead of controlling the amplified output voltage V_e .

To do so, a separate constant-current circuit may be provided such that the level of the constant current is controlled using the current limiting signal. By supplying the regulated current to either one of the voltage diving resistors R11 and R12, the output feedback voltage V_{fb} can be regulated. Alternatively, an offset voltage that can be varied in accordance with the current limiting signal may be added to, or subtracted from, the

reference voltage V_{ref} or the output feedback voltage V_{fb} . In this way, current limiting function can be attained on the input side of the differential amplifier Amp by controlling the reference voltage V_{ref} or the output feedback voltage V_{fb} .

Thus, it is possible to avoid an incidence that the differential amplifier Amp reaches its upper limit (or saturation) of amplification, thereby ensuring a smooth recovery of normal operating condition from an over-current limiting condition.